
IDT5V49EE902
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
2
IDT5V49EE902
REV P 092412
Functional Block Diagram
1. OUT1 & OUT2, OUT4 & OUT4, OUT3 & OUT6, and OUT5 & OUT5 pairs can be
configured to be LVDS, LVPECL or HCSL, or two single-ended LVTTL outputs.
2. CLKIN, CLKSEL, SD/OE and SEL[2:0] have pull down resistors.
PLL0 (SS)
PLL1
PLL2
PLL3 (SS)
/DIV4
/DIV2
/DIV1
/DIV3
/DIV6
/DIV5
XIN/REF
XOUT
CLKIN
CLKSEL
SDA
SCL
SEL[2:0]
OUT0
OUT1
OUT2
OUT4
OUT3
OUT6
OUT5
SD/OE
S
R
C
0
S
R
C
1
S
R
C
2
S
R
C
4
S
R
C
3
S
R
C
6
S
R
C
5
Control
Logic
S1
S3